Euro DesignCon 2005 Evaluation of Temporal-Spatial Voltage Scaling for Processor- Like Reconfigurable Architectures
نویسندگان
چکیده
Supply voltage reduction leads to quadratic savings on power/energy consumption at the cost of longer execution delays. These days, this fact is largely used to convert the task idle time into power/energy gain on general-purpose and embedded processors. However, such voltage management requires often the use of extra software layers and intelligent algorithms and therefore an additional overhead for the system in terms of power and performance. In this work, we show how spatial-temporal voltage management at the instruction level can be used to optimize power/energy consumption without performance penalty in highly reconfigurable architectures.
منابع مشابه
Euro DesignCon 2004 A New Design Approach for Processor-Like Reconfigurable Hardware
There are a growing number of reconfigurable architectures that combine the advantages of a hardwired implementation (performance, power consumption) with the advantages of a software solution (flexibility, time to market). Today, there are devices on the market that can be dynamically reconfigured at run-time within one clock cycle. But the benefits of these architectures can only be utilized ...
متن کاملSystem-level performance evaluation of reconfigurable processors
Reconfigurable architectures that tightly integrate a standard CPU core with a field-programmable hardware structure have recently been receiving increased attention. The design of such a hybrid reconfigurable processor involves a multitude of design decisions regarding the field-programmable structure as well as its system integration with the CPU core. Determining the impact of these design d...
متن کاملIntegrated Device Scheduling and Processor Voltage Scaling for System-wide Energy Conservation
The challenge in conserving energy in embedded real-time systems is to reduce power consumption while preserving temporal correctness. Previous research has focused on power conservation for either the processor or I/O devices alone. The system-wide energy conservation has received little attention. In this paper, we analyze the problem of system-wide energy-efficient scheduling for hard real-t...
متن کاملThe MorphoSys Parallel Reconfigurable System
This paper introduces MorphoSys, a parallel system-on-chip which combines a RISC processor with an array of coarse-grain reconfigurable cells. MorphoSys integrates the flexibility of general-purpose systems and high performance levels typical of application-specific systems. Simulation results presented here show significant performance enhancements for different classes of applications, as com...
متن کاملRealizing Low Power FPGAs: A Design Partitioning Algorithm for Voltage Scaling and A Comparative Evaluation of Voltage Scaling
With an exponential rise in logic density and performance, FPGAs are becoming essential components in various electronic systems. However, increased logic density and more importantly programmability of FPGAs cause increased power dissipation, which limits deployment of FPGAs in power constrained consumer electronic products such as mobile systems. Voltage scaling is a well-known tool to reduce...
متن کامل